

1

2

3

4

A

A

B

B

C

C

D

D

U\_DRIVER\_FETS\_S08  
DRIVER\_FETS\_S08.SchDoc



U\_ESP-32  
ESP-32.SchDoc





Title		
Size	Number	Revision
A4		
Date:	31/03/2020	Sheet of
File:	C:\play\ESP32\PCB\Brushless_Main.SchDoc Drawn By:	

1





2

3

4



### SIR638ADP-T1-RE3



Title		
Size	Number	Revision
A4		
Date:	31/03/2020	Sheet of
File:	C:\play\...DRIVER_FETS_S08.SchDoc	Drawn By:

### Pins HIGH at Boot

Some GPIOs change its state to HIGH or output PWM signals at boot or reset. This means that if you have outputs connected to these GPIOs you may get unexpected results when the ESP32 resets or boots.


- GPIO 1
- GPIO 3
- GPIO 5
- GPIO 6 to GPIO 11 (connected to the ESP32 integrated SPI flash memory - not recommended to use).
- GPIO 14
- GPIO 15

SPI	MOSI	MISO	CLK	CS
VSPI	GPIO 23	GPIO 19	GPIO 18	GPIO 5
HSPI	GPIO 13	GPIO 12	GPIO 14	GPIO 15



### Strapping Pins

The ESP32 chip has the following strapping pins:

- GPIO 0
- GPIO 2
- GPIO 4
- GPIO 5 (must be HIGH during boot)
- GPIO 12 (must be LOW during boot)
- GPIO 15 (must be HIGH during boot)












Open Source Cycl  
Open Source Cycloidal  
Open\_Source\_Cycl



- ADC1\_CH0 (GPIO 36)
- ADC1\_CH1 (GPIO 37)
- ADC1\_CH2 (GPIO 38)
- ADC1\_CH3 (GPIO 39)
- ADC1\_CH4 (GPIO 32)
- ADC1\_CH5 (GPIO 33)
- ADC1\_CH6 (GPIO 34)
- ADC1\_CH7 (GPIO 35)

21 SDA  
22 SCL



Title		
Size	Number	Revision
A4		
Date:	31/03/2020	Sheet of
File:	C:\play\ESP32\PCB\ESP-32.SchDoc	Drawn By:

